A verification condition (or VC) is a logical formula that expresses some aspect of the correctness of a system.
The phrase is usually used in the setting of verification. A VC is a logical statement that is extracted from the code of a system, usually automatically. It is then forwarded to an automated theorem prover and/or solver to be verified.